Search verilog hdl, 300 result(s) found

verilog Jpeg Encoder

This core takes as an input the red, green, and blue pixel values, like from a tiff image file, and creates the JPEG bit stream necessary to build a jpeg image. The core was written in generic, regular verilog code that can be targeted to any FPGA. The core does not rely on any proprietary IP cores,...

verilog uart 115200

Using serial port UART transmission module written in verilog, sending rate to 115200, input clock for 50m for many years validation without errors...

verilog design water lights

Under water lights in the verilog language module Design. Are the clock pulses + counters +LED control...

Synchronous FIFO Design verilog code

verilog Design code for Synchronous FIFO.The Verification Env can be built around it in SV or UVM.The Data width is 8 bits and FIFO Depth is 2^3 = 8...

verilog frequency meter

Application backgroundUsing verilog language to write a digital frequency meter, used to calculate the square wave frequency. Using verilog language to write a digital frequency meter, used to calculate the square wave frequency. Using verilog language to write a digital frequency meter, used to cal...

UART module verilog codes and guidance

verilog codes of UART modules and guidances of UART...

UART_verilog

UART_verilog,,,,,,UART_verilogUART_verilogUART_verilogUART_verilogUART_verilogUART_verilogUART_verilogUART_verilog...

Termometric code for DAC verilog

Termometric code for DAC  14 bit to 76 bit verilog language. source decoder.v and decoderTB.v...

prev 1.. 5 6 7 8 9 10 11 12 13 ... 30 next
Sponsored links

LOGIN

Don't have an account? Register now
Need any help?
Mail to: support@codeforge.com

切换到中文版?

CodeForge Chinese Version
CodeForge English Version

Where are you going?

^_^"Oops ...

Sorry!This guy is mysterious, its blog hasn't been opened, try another, please!
OK

Warm tip!

CodeForge to FavoriteFavorite by Ctrl+D