Search Verilog UART, 300 result(s) found

UART Verilog sorce code and Simulation code and FIFO code

It is programed by Verilog language and main code is UART,The main source code are UART_receiver.v /UART_transmitter.v/lpm_mux0.v/myfifo.v.......some wave file can help you understand more simulation information....

Verilog UART 115200

Using serial port UART transmission module written in Verilog, sending rate to 115200, input clock for 50m for many years validation without errors...


UART Transmitter with a 8 bit data bus and 8 bit address bus.Transmitter FIFO is included and Transmitter State Machine is including the states: Idle, Start of Transmission, Stop of Transmission,  Actual data transfer.UART Transmitter can be connect to any UART Receiver with configurable data a...


UART-gen.rar, is about 1 asynchronous communication in the internal loop test is no problem, the logic should be basically no problem. But if it turns out to be an external communication, look at the data inputs and outputs....

UART module Verilog codes and guidance

Verilog codes of UART modules and guidances of UART...



Verilog code for RS232

Verilog code for RS232, is divided into three modules, clock generator, sending data, receive data module. Function of the whole project is that your host computer sends data from the serial port, serial port to send the data back to the PC...

Verilog UART 波特率


prev 1 2 3 4 5 6 7 8 9 10 ... 30 next
Sponsored links


Don't have an account? Register now
Need any help?
Mail to:


CodeForge Chinese Version
CodeForge English Version

Where are you going?

^_^"Oops ...

Sorry!This guy is mysterious, its blog hasn't been opened, try another, please!

Warm tip!

CodeForge to FavoriteFavorite by Ctrl+D