Free Open Source Codes Forge and Sharing

Sort by	Language：Verilog Category：TCP/IP Time：ALL View：All	Remove all
Language	All C Java PHP C++ VB C# Python Perl Delphi JavaScript Ruby Objective-C Go SAS PL/SQL ABAP Pascal ActionScript Lisp/Scheme Matlab Lua Scratch D Scala Erlang COBOL JavaFX Transact-SQL Fortran Tcl/Tk VHDL Verilog Visual C++ Borland C++ Builder VBScript ASM ASP/ASPX HTML/CSS LabView VFP Word PPT PDF JSP Shell Hadoop Others	More Hide
Category	All P2P Console Matlab Applet File Formats Java Development Windows Kernel Windows Assembly Language Sniffer Package capture Algorithm Disk Tools SQL Server Crack Hack Driver Development book Java Books Image Editing OS Develop Shell Script ToolBar Button control CSharp Data Crypt/Decrypt algrithms GUI Linux programming Graph WinSock Embeded DataBase dsp vhdl verilog Multimedia DirectX Mutithread iOS listview listbox Web Browser Image Processing ftp File Web Framework video Audio Voice Document Arm GIS software Virus Other print gps Android Symbian TCP/IP menu Hook Communication chat CellPhone VoIP MTK SMS OpenGL Socket Windows Phone BlackBerry Mac OS Muticore Cloud Computing Parallel Computing Computer Cluster Server Tech Email	More Hide
Time	ALL Today Last 3 days Last week Last month Last 6 months Last year
View	All 1000 times 500—1000 times 300—500 times 100—300 times 50—100 times below 50 times

▍thimode_mac

10m/100m/1000m source full version, and achieved under the three models of the Mac,Verilog code, and reference documentation!...

Download(s)

204

View(s)

3 years ago

by å¤©æ¶¯æ¸¸ä¾ å„¿

TCP/IP Verilog

▍Sfp to Eternet transfer data

S （4sfp 端口）的代码。用于传输数据，从光线路到 rj-45 以太网和接收 PC 上的 sfp 模块的项目。使用容量 6 三模式以太网 MAC 包装。PC1 （以太网）-> 媒体转换器（1，25 Gb/s）-> 光线路-> sfp-module(1,25Gb/s)-> 毫升 605-> ethern...

Download(s)

240

View(s)

3 years ago

by ka-31

TCP/IP Verilog

▍Netmagic demonstration project: Ping IP package to test the bypass between the port and the port or through the mode

Application backgroundThe UM module includes four interface: input_ctrl, output_ctrl, ML, and DDR2 interface. The UM input_ctrl and output_ctrl interfaces are used to receive packets from CDP input_ctrl module and transmit packets to CDP output_ctrl module. Eight UM ID registers and eight UM RA...

3 years ago