Home » Source Code » UART send and receive Verilog detailed notes

UART send and receive Verilog detailed notes

sour123
2016-05-28 11:01:06
The author
View(s):
Download(s): 1
Point (s): 1 
Category Category:
verilog hdl,UARTverilog hdl,UART AllAll

Description

UART receive Verilog files contain detailed notes engineering baud rate setting

Applied to Verilog scholars and engineers use

Sponsored links

File list

Tips: You can preview the content of files by clicking file names^_^
Name Size Date
logic_util_heursitic.dat7.43 kB05-03-12|22:40
my_uart_top.db_info137.00 B15-04-14|20:48
my_uart_top.eco.cdb161.00 B15-04-14|22:01
my_uart_top.sld_design_entry.sci154.00 B15-04-14|22:01
my_uart_top_global_asgn_op.abo140.48 kB02-08-09|09:05
prev_cmp_my_uart_top.asm.qmsg2.16 kB02-08-09|09:05
prev_cmp_my_uart_top.fit.qmsg21.24 kB02-08-09|09:05
prev_cmp_my_uart_top.map.qmsg8.16 kB02-08-09|09:05
prev_cmp_my_uart_top.qmsg35.02 kB05-03-12|22:40
prev_cmp_my_uart_top.tan.qmsg33.68 kB02-08-09|09:05
my_uart_top.db_info138.00 B23-06-11|11:37
my_uart_top.root_partition.cmp.cdb11.11 kB05-03-12|22:40
my_uart_top.root_partition.cmp.dfp33.00 B05-03-12|22:40
my_uart_top.root_partition.cmp.hdb12.20 kB05-03-12|22:40
my_uart_top.root_partition.cmp.kpt199.00 B05-03-12|22:40
my_uart_top.root_partition.cmp.logdb4.00 B05-03-12|22:40
my_uart_top.root_partition.cmp.rcfdb9.58 kB05-03-12|22:40
my_uart_top.root_partition.map.cdb8.35 kB05-03-12|22:40
my_uart_top.root_partition.map.dpi884.00 B05-03-12|22:40
my_uart_top.root_partition.map.hbdb.cdb605.00 B05-03-12|22:40
my_uart_top.root_partition.map.hbdb.hb_info46.00 B05-03-12|22:40
my_uart_top.root_partition.map.hbdb.hdb11.51 kB05-03-12|22:40
my_uart_top.root_partition.map.hbdb.sig29.00 B05-03-12|22:40
my_uart_top.root_partition.map.hdb11.84 kB05-03-12|22:40
my_uart_top.root_partition.map.kpt2.08 kB05-03-12|22:40
README653.00 B13-02-09|22:46
my_uart_rx.v3.25 kB24-06-11|17:15
my_uart_rx.v.bak3.61 kB26-10-01|09:44
my_uart_top.asm.rpt7.30 kB05-03-12|22:41
my_uart_top.cdf307.00 B05-03-12|22:41
my_uart_top.done26.00 B05-03-12|22:41
my_uart_top.fit.rpt103.16 kB05-03-12|22:40
my_uart_top.fit.smsg513.00 B05-03-12|22:40
my_uart_top.fit.summary601.00 B05-03-12|22:40
my_uart_top.flow.rpt8.45 kB05-03-12|22:41
my_uart_top.jpg42.87 kB02-08-09|09:06
my_uart_top.map.rpt24.26 kB05-03-12|22:40
my_uart_top.map.smsg2.13 kB26-10-01|09:31
my_uart_top.map.summary465.00 B05-03-12|22:40
my_uart_top.pin26.46 kB05-03-12|22:40
my_uart_top.pof2.00 MB05-03-12|22:41
my_uart_top.qpf914.00 B17-10-08|20:12
my_uart_top.qsf3.21 kB15-04-14|22:01
my_uart_top.qws1.71 kB15-04-14|22:01
my_uart_top.sof235.13 kB05-03-12|22:41
my_uart_top.sta.rpt111.42 kB05-03-12|22:41
my_uart_top.sta.summary647.00 B05-03-12|22:41
my_uart_top.tan.rpt75.27 kB02-08-09|09:05
my_uart_top.tan.summary1.51 kB02-08-09|09:05
my_uart_top.v1.58 kB24-06-11|17:19
my_uart_top.v.bak2.02 kB26-10-01|10:05
my_uart_top_assignment_defaults.qdf39.26 kB13-02-09|22:46
my_uart_tx.v2.61 kB24-06-11|17:18
my_uart_tx.v.bak3.07 kB04-05-11|10:23
speed_select.v1.53 kB24-06-11|17:15
speed_select.v.bak1.99 kB04-05-11|14:59
compiled_partitions0.00 B23-01-16|14:16
db0.00 B23-01-16|14:16
incremental_db0.00 B23-01-16|14:16
09_uart20.00 B23-01-16|14:16
...
Sponsored links

Comments

(Add your comment, get 0.1 Point)
Minimum:15 words, Maximum:160 words
  • 1
  • Page 1
  • Total 1

UART send and receive Verilog detailed notes (178.00 kB)

Need 1 Point(s)
Your Point (s)

Your Point isn't enough.

Get 22 Point immediately by PayPal

Point will be added to your account automatically after the transaction.

More(Debit card / Credit card / PayPal Credit / Online Banking)

Submit your source codes. Get more Points

LOGIN

Don't have an account? Register now
Need any help?
Mail to: support@codeforge.com

切换到中文版?

CodeForge Chinese Version
CodeForge English Version

Where are you going?

^_^"Oops ...

Sorry!This guy is mysterious, its blog hasn't been opened, try another, please!
OK

Warm tip!

CodeForge to FavoriteFavorite by Ctrl+D