提出的算法 在 Verilog HDL 中实现和模拟使用 Xilinx 工具。...">
Home » Source Code » ESCALATOR AND ELEVATOR USING VERILOG HDL

ESCALATOR AND ELEVATOR USING VERILOG HDL

rajaram431
2016-04-21 01:02:53
The author
View(s):
Download(s): 0
Point (s): 1 
Category Category:
verilog hdlverilog hdl AllAll

Description

align:left;text-indent:0.5in;">提出的算法 在 Verilog HDL 中实现和模拟使用 Xilinx 工具。

Sponsored links

File list

Tips: You can preview the content of files by clicking file names^_^
Name Size Date
code.exe813.00 kB25-09-10|11:00
elevator.exe813.00 kB25-09-10|11:00
elevator.v2.29 kB22-05-12|16:49
elevator_tb.v1.37 kB22-05-12|17:00
eleva_tb.v1.43 kB22-05-12|16:56
escalator.exe813.00 kB25-09-10|11:00
escalator.v1.00 kB11-07-13|17:35
escalator_tb.v1.42 kB18-05-12|15:23
elevator0.00 B06-01-15|17:14
escalator0.00 B21-04-16|10:29
code0.00 B21-04-16|10:29
...
Sponsored links

Comments

(Add your comment, get 0.1 Point)
Minimum:15 words, Maximum:160 words
  • 1
  • Page 1
  • Total 1

ESCALATOR AND ELEVATOR USING VERILOG HDL (889.63 kB)

Need 1 Point(s)
Your Point (s)

Your Point isn't enough.

Get 22 Point immediately by PayPal

Point will be added to your account automatically after the transaction.

More(Debit card / Credit card / PayPal Credit / Online Banking)

Submit your source codes. Get more Points

LOGIN

Don't have an account? Register now
Need any help?
Mail to: support@codeforge.com

切换到中文版?

CodeForge Chinese Version
CodeForge English Version

Where are you going?

^_^"Oops ...

Sorry!This guy is mysterious, its blog hasn't been opened, try another, please!
OK

Warm tip!

CodeForge to FavoriteFavorite by Ctrl+D