Home » Source Code » Verilog HDL design and development laboratory

Verilog HDL design and development laboratory

hgq_love_wr
2015-03-11 02:36:40
The author
View(s):
Download(s): 7
Point (s): 3 
Category Category:
VerilogVerilog Verilog HDLVerilog

Description

The most detailed collection of Verilog examples, rapid entry to the master. As an experimental tutorial this tutorial is divided into two parts: the FPGA hardware system based on Verilog and advanced interface design experiments. For the beginner can quickly get started. For those who have come into contact with FPGA, you can directly contact behind the more complex interface control instance.
Sponsored links

File list

Tips: You can preview the content of files by clicking file names^_^
Name Size Date
Verilog0.00 B96%|28-08-14
...
Sponsored links

Comments

(Add your comment, get 0.1 Point)
Minimum:15 words, Maximum:160 words
独行逍遥侠
2015-04-08

讲的东西比较基础,比较适合初学者看看。

qqk_qqk
2015-04-08

适合初学者看看。下载来看看。。。。

yoo927
2015-04-08

verilog HDL design...

dybzcx
2016-09-21

很好很好非常不错啊,尤其是对于初学者

  • 1
  • Page 1
  • Total 1

Verilog HDL design and development laboratory (1.06 MB)

Need 3 Point(s)
Your Point (s)

Your Point isn't enough.

Get 22 Point immediately by PayPal

Point will be added to your account automatically after the transaction.

More(Debit card / Credit card / PayPal Credit / Online Banking)

Submit your source codes. Get more Points

LOGIN

Don't have an account? Register now
Need any help?
Mail to: support@codeforge.com

切换到中文版?

CodeForge Chinese Version
CodeForge English Version

Where are you going?

^_^"Oops ...

Sorry!This guy is mysterious, its blog hasn't been opened, try another, please!
OK

Warm tip!

CodeForge to FavoriteFavorite by Ctrl+D